



PTO-1449 REPRODUCED		ATTORNEY DOCKET NO. 2037.1004-007		APPLICATION NO. 10/645,330	
<b>SUPPLEMENTAL INFORMATION DISCLOSURE</b> <b>CITATION IN AN APPLICATION</b> August 18, 2004 (Use several sheets if necessary)		FIRST NAMED INVENTOR Richard C. Foss		FILING DATE August 21, 2003	
		EXAMINER Michael T. Tran		CONFIRMATION NO. 7565	
				GROUP 2818	

**OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)**

AV	Hatakeyama, Atsushi, et al., "A 256Mb SDRAM Using a Register-Controlled Digital DLL," Fujitsu Limited, Kawasaki, Japan.
AW	Hatakeyama, Atsushi, et al., "A 256-Mb SDRAM Using a Register-Controlled Digital DLL," <i>IEEE Journal of Solid-State Circuits</i> , Vol. 32, No. 11, pp. 1728-1734 (November 1997).
AX	Efendovich, Avner, et al., "Multifrequency Zero-Jitter Delay-Locked Loop," <i>IEEE Journal of Solid-State Circuits</i> , Vol. 29, No. 1, pp. 67-70 (January 1994).
AY	Choi, Yunho, et al., "16Mbit Synchronous DRAM with 125Mbyte/sec Data Rate," 1993 Symposium on VLSI Circuits Digest of Technical Papers, pp. 65-66, (1993).
AZ	Lee, Thomas H., et al., "A 2.5V Delay-Locked Loop for an 18Mb 500MB/s DRAM," IEEE International Solid-State Circuits Conference, Session 18, pp. 300-301 (February 18, 1994).
AR2	Takai, Yasuhiro, et al., "250 Mbyte/s Synchronous DRAM Using a 3-Stage-Pipelined Architecture," <i>IEEE Journal of Solid-State Circuits</i> , Vol. 29, No. 4, pp. 426-431 (April 1994).
AS2	Choi, Yunho, et al., "16-Mb Synchronous DRAM with 125-Mbyte/s Data Rate," <i>IEEE Journal of Solid-State Circuits</i> , Vol. 29, No. 4, pp. 529-533 (April 1994).
AT2	Takai, Y., et al., "250 Mbyte/sec Synchronous DRAM Using a 3-Stage-Pipelined Architecture," 1993 Symposium on VLSI Circuits Digest of Technical Papers, pp. 59-60, (1993).

EXAMINER <i>M. TRAN</i>	DATE CONSIDERED <i>10/17/04</i>
----------------------------	------------------------------------